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Analog-to-Digital converters (ADC) are key building blocks of analog and mixed-
signal processing that link the natural world of analog signals and the world of digital 
processing. This work describes the analysis, design, development and test of novel high-
resolution (≥12-bit), moderate speed (10-100MS/s), energy-efficient ADCs. Such ADCs 
are typically used for communication, imaging and video applications.   
CMOS process scaling is typically aimed at enabling fast, low-power digital 
circuits. Scaling leads to lower supply voltages, and to short channel devices with low 
gain and poor matching between small devices. On the other hand, to process and amplify 
analog signals analog circuits rely on wide signal swing, large transistor gain and good 
component matching. Hence, analog circuit performance has lagged far behind digital 
performance. Analog circuits such as ADCs are therefore nowadays performance 
bottlenecks in many electronic systems. 
The pipeline ADC is a popular architecture for implementing ADCs with a wide 
range of speed and resolution. This work aims to improve the accuracy and energy 
efficiency of the pipeline architecture by combining it with more accurate or more energy 
efficient architectures such as Sigma-Delta (Σ∆) and Successive-Approximation (SAR). 
Such novel, hybrid architectures are investigated in this work. 
In the first design, a new architecture is developed which combines a low-OSR 
resetting Σ∆ modulator architecture with the pipeline architecture. This architecture 
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enhances the accuracy and energy efficiency of the pipeline architecture. A prototype 14-
bit 23MS/s ADC, based on this new architecture, is designed and tested. This ADC 
achieves calibration-free 14-bit linearity, 11.7-bit ENOB and 87dB SFDR while 
dissipating only 48mW of power. 
In the second design, new hybrid architecture based on SAR and pipeline 
architecture is developed. This architecture significantly improves the energy efficiency 
of the pipeline architecture. A prototype 12-bit 50MS/s ADC is designed based on this 
new architecture. “Half-gain” and “half-reference” pipeline stages are also introduced in 
this prototype for the first time to further reduce power dissipation. This ADC dissipates 










Since the advent of digital solid-state electronics in the early 1950s, digital 
processing power has grown by leaps and bounds fueled by the advances in integrated-
circuit (IC) technology. Moore’s law [1] predicts that, the number of transistors that can 
be placed  inexpensively on an IC, doubles every two years. This exponential increase in 
digital processing power over the last half century, or so, is expected to continue for at 
least another decade [2]. 
All naturally occurring signals in the world e.g. sound, images, pressure, 
temperature, etc., have stubbornly remained analog in nature. This means that 
information in these signals is represented by continuous variables, having an infinite 
number of possible values. Most of the processing, storage and transmission of electronic 
data, nowadays, is digital in nature. Therefore, naturally occurring analog signals, having 
an infinite number of possible levels, need to be converted to digital signals with distinct 
quantized levels and vice-versa. Analog-to-digital converters (ADCs) and digital-to-
analog converters (DACs) perform these functions, respectively. Although this thesis 
pertains to the design of ADCs and not DACs, ADCs employ DACs is some form or 
another to function. Fig. 1.1 shows the silicon egg concept 
world communicates with digital processing through a
signal processing of which ADCs are an integral part. Thus ADCs are indispensible, key 
components of many electronic systems that require a link between the natural ‘analog’ 
world and the world of digital processing. Examples of such electronic devices are cell
phones, digital still and video cameras, computers, digital music players, etc. DACs 







Fig. 1.1: The silicon egg
This work concentrates on high
100MHz), low power ADCs that are typically used for communication, imaging and 
video applications. 
1.2 Analog Design Challenges
CMOS technology has been the predominant choice for implementing digital circuits 
because of advantages such as near
2 
 
[3] where the real an
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Aggressive device scaling in modern CMOS technology enables the high-speed and high-
density digital circuits that have sustained Moore’s law for the past half century. On the 
other hand, analog circuits, such as ADCs, have not been able to take advantage of this 
aggressive scaling. This is because of the following reasons: 
A. Low Voltage Supply 
Device scaling requires the supply voltage to scale down in order to keep electric 
fields within the device unchanged and hence maintain device reliability [4].  This is 
disadvantageous for analog circuits as they rely on large signal swings in order to obtain 
large signal power and a wide dynamic range. 
B. Poor Matching 
As devices get smaller with scaling, matching between them becomes poorer [5]. 
Analog circuits rely on good component matching to process analog signals [6]. For 
example, comparators rely on good matching between transistors to give accurate 
decisions. 
C. Poor Linearity 
Short channel transistors in scaled CMOS processes suffer from low and non-
linear output resistance [7]. This degrades the gain and linearity of the transistor. Analog 
circuits rely on large transistor gain and linearity to process and amplify analog signals. 
These three issues significantly affect analog design in advanced CMOS 
technologies. It has been shown [8] that the clock rate of the digital circuits doubles every 
2.3 years and the performance in MIPS (Million Instructions Per Second) doubles every 
1.5 years. On the other hand, the relative performance of analog circuits, measured as the 
product of ADC sampling rate and resolution, doubles every 4.7 years. Over the last 15 







Fig. 1.2: Analog digital performance comparison 
1.3 Analog Design Techniques
Some of the important analog design techniques, that are used to overcome the 
above mentioned design constraints, include the following:
A. Offset Compensation
Offset compensation techn
mismatches [9]. In these techniques, the offset of the transistor is 
phase and is compensated in the active phase. These techniques are well suited for 
circuits having an idle phase of operation e.g. switched capacitor circuits.
B. Digital Calibration
Technology scaling has helped digital circuits tremendo
analog circuits. Hence, there is a trend of shifting design complexity from the analog 
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iques reduce offsets present due to transistor 
estimated in an idle 
 




domain to the digital domain. Digital calibration techniques [10] have been able to 
compensate for poor analog gain, linearity and matching. 
C. Digital Selection 
In this novel technique [11], redundant analog circuits are built and the good ones 
are selected to achieve good performance. This technique is well suited for analog 
circuits that are limited in performance because of device mismatches alone e.g. 
comparators and flash ADCs. 
D. Time Domain Resolution 
Technology scaling has enabled fast transistors while reducing supply voltages. 
This implies that scaling improves ‘time-resolution’, but degrades ‘voltage-resolution’. 
This idea has led to a technique in which time, rather than voltage, is resolved in a scaled 
CMOS process [12]. 
Despite such novel techniques, analog performance has still lagged far behind 
digital performance (Fig. 1.2). 
1.4 Basic ADC Architecture 
The flash ADC architecture is the simplest of ADC architectures. Most other 
ADC architectures are either derivatives of the flash ADC or employ it in some form or 
the other. An N-bit flash ADC (Fig. 1.3) consists of 3 main components: 
• Comparator bank consisting of 2N-1 comparators 
• Reference ladder which provides 2N-1 reference voltages 
• Thermometer to binary encoder 
Each comparator in the comparator bank has 2 inputs. One connected to the ADC 
input, the other connected to the reference ladder. If the i
reference voltage of a comparator, the output of the comparator will be ‘high’, otherwise 
it will be ‘low’. The output of the comparator bank forms a thermometer code, where the 
transition between the ‘high’ and ‘low’ output compara
voltage with respect to the reference voltage (V
encodes the 2
N
-1 bit thermometer code into an N
1.5 ADC Performance Parameters
The most importa
These parameters are useful in specifying the ideal characteristics of an ADC. However, 
in practice ADC performance deviates from its ideal performance. Therefore, other 
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nput signal exceeds the 
tors gives a measure of the input 
ref). A thermometer-to
-bit binary code. 
Fig. 1.3: N-bit flash ADC 
 





performance parameters [13] have been devised to characterize ADCs. They are divided 
into two categories of static and dynamic parameters. 
A. Static Parameters 
Static parameters, as the name suggests, pertain to the performance of the ADC 
with respect to some static or dc input voltage. These parameters are namely, the 
differential non-linearity (DNL) and integral non-linearity (INL). ADC step-size is 
defined as the smallest change in input voltage required, to obtain a unit change in the 
output code. For an ideal ADC, the step-size is uniform. DNL, for the i
th
 code transition, 
is defined as the difference between the actual step-size and the ideal step size that causes 
the transition: 
DNLi = Actual step-size for i
th
 code transition – Ideal step-size  (1.1) 
INL, for the i
th







        
(1.2) 
Thus DNL and INL parameters capture the deviation in step sizes of the ADC. 
Both DNL and INL are measured in LSB (Least Significant Bit). One LSB corresponds 
to the ideal step size of the ADC. 
B. Dynamic Parameters 
Dynamic parameters are a measure of the ADC performance with respect to a 
time-varying input signal. Some of the important dynamic performance parameters are 
SNR (Signal-to-Noise Ratio), SNDR (Signal-to-Noise and Distortion Ratio), ENOB 
(Effective Number Of Bits), and SFDR (Spurious Free Dynamic Range). To measure 
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these parameters, a pure sinusoid input is fed to the ADC and the ADC output spectrum 
is analyzed using techniques such as Fast Fourier Transform (FFT). The ratio of sinusoid 
power to total noise power at the output is the SNDR of the ADC. SNR is the ratio of 
sinusoid power to total noise power excluding harmonic distortion. From the SNDR (in 





=        (1.3) 
The ratio of the sinusoid power to the largest interferer power is the SFDR of the 
ADC. 
C. Figure of Merit (FOM) 
Another important ADC parameter is the power consumption of the ADC. 
Usually a high-speed, or high-resolution ADC will consume more power as compared to 
its low-speed or low-resolution counterpart. To compare ADCs with different speeds and 
resolutions a figure-of-merit (FOM) has been devised [14] that normalizes an ADC’s 
speed, resolution and power consumption to a single performance parameter. This FOM 





       (1.4) 
Where P is the power consumption of the ADC, ENOB is calculated from SNDR 
(equation 1.3) and BW is the effective bandwidth or Nyquist frequency (whichever is 




1.6 Contributions of this Work 
Hybrid ADC architecture is a combination of two or more conventional ADC 
architectures such as pipeline, flash, successive-approximation (SAR) or sigma-delta 
(Σ∆) architectures. The major contributions of this work are the development, analysis 
and design of hybrid ADC architectures that improve the accuracy and energy efficiency 
of the pipeline architecture. The pipeline ADC architecture is well suited for 
implementing ADCs over wide ranges of speed and resolution. But, high accuracy (≥12-
bits) and high energy efficiency (<100fJ/conv.-step) is difficult to achieve. This works 
presents two high-resolution pipeline ADC architectures, implemented as a 14-bit 
23MS/s ADC (first prototype) and a 12-bit 50MS/s ADC (second prototype). The key 
advancement are: 
• The creation of a low-OSR, high-resolution, calibration-free, low-power ADC 
architecture based on resetting Σ∆ modulators. In this work, the Σ∆ ADC 
architecture is combined with the pipeline ADC architecture, to create a hybrid 
architecture with enhanced accuracy and energy-efficiency. 
• The development of modeling techniques that predict the optimum design 
architecture for pipeline ADCs, based on resetting Σ∆ modulators. 
• The creation of a high-resolution, low-power pipeline ADC architecture based on 
the SAR (Successive Approximation) architecture. In this ADC, the SAR 
architecture is combined for the first time with the pipeline architecture to achieve 




1.7 Thesis Outline 
The motivation for investigating design techniques and architectures to enhance 
the speed, resolution and energy efficiency of ADCs in scaled digital CMOS processes is 
discussed in this chapter. Some of the major ADC architectures, such as pipeline, Σ∆ and 
SAR, are discussed in chapter 2. Recent ADC publications, with respect to different ADC 
architectures and their performances, are also reviewed in chapter 2. Chapter 3 presents 
the design, implementation and measurement results of the first prototype. This first 
prototype is a 14-bit 23MS/s ADC based on the resetting Σ∆ modulator. Chapter 4 
presents the design and implementation of a 12-bit 50MS/s ADC (second prototype). 
This second prototype is based on a new hybrid pipeline-SAR architecture. Conclusions 







REVIEW OF ADC ARCHITECTURES 
 
2.1  Introduction 
The flash ADC architecture, discussed in section 1.4, is conceptually the simplest 
ADC architecture. This architecture is well suited for high-speed applications as all 
comparators see the input signal and give decisions simultaneously. The number of 
comparators required to implement an N-bit flash ADC is 2
N
-1 which is the main 
drawback of the flash architecture. As N increases, the number of comparators required 
increases exponentially. Moreover, as ADC resolution becomes finer for larger N, the 
comparator offset requirements becomes smaller. Thus the number and accuracy of the 
comparators required to implement an N-bit flash ADC increases exponentially as N 
increases. This is why the flash ADC architecture has been limited to resolutions of ≤8-
bits. 
Other ADC architectures exist that do away with the large number of comparators 
requirement of the flash architecture. All architectures have their own advantages and 
disadvantages, making them suitable for specific ranges of resolutions and speeds. Some 
of the other popular ADC architectures are the pipeline, successive-approximation (SAR) 
and oversampling (or Σ∆) architectures. Fig 2.1 shows the approximate suitable range of 
resolution and speed for different architectures. Sections 2.2, 2.3 and 
pipeline, Σ∆ and SAR ADC architectures respectively. Section 2.5 reviews some recent 
ADC publications. 
Fig. 2.1: Speed
2.2  The Pipeline Architecture
A pipeline ADC quantizes input voltage in a number of 
block diagram of a conventional 14
sample-and-hold (S/H), followed by 5 stages
redundant) resolution, and finally, a 4
has a resolution much lower than the overall resolution of the whole ADC. Thus the 
number of comparators required to implement an N
this example of 14-bit pipeline ADC, only 45 comparators 
and 4-bit flash stage require 6 and 15 comparators respectively). The input V
12 
 
-resolution range of ADC architectures 
 
stages. Fig. 2.2
-bit pipeline ADC architecture, with a front
, each with 2.5-bit (2-bit effective + 0.5
-bit flash sub-ADC. Each stage of a pipeline ADC 
-bit ADC is much less than 2
are required (2.5
2.4 discuss the 
 







quantized to 2.5-bits by the first 
first stage called the residue V
quantizing the residue V
This ADC architecture has a high throughput, as the input is quantized in a pipeline 
fashion. But it suffers from a large la
in the pipeline. 
Fig. 2.2 also shows the block diagram of a single pipeline stage, 
Multiplying-DAC (MDAC)
which quantizes the input. The sub
quantization error. The quantization error is gained up to form the residue V
of this gain each stage







Fig. 2.3 shows the single
MDAC [15]. The input V
capacitors C1-C3 is transferred to capacitor C
The bottom plates of capacitors C
simultaneously to implement the DAC subtraction.
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stage. After this, the amplified quantization error of the 
res, passes to the second stage. While the second stage is 
res of the first stage, the first stage processes the next sample. 
tency, which is proportional to the number of stages 
. Each pipeline stage contains a low-resolution sub
-ADC output is subtracted from the input to obtain the 
 has large input signal amplitude, therefore the resolu
 relaxed. 
 
-bit pipeline ADC block diagram 
-ended version circuit implementation of a 2.5
in is sampled onto capacitors C1-C4. Then the charge stored in 
4, to gain up the input signal by a factor of 4. 
1-C3 are connected to the sub
 







Fig. 2.4 shows the ideal V
known as the residue plot. This plot is governed by the following equation:
outinres DV4V −=




-bit MDAC stage circuit implementation  
out versus Vin plot of a pipeline stage, also 
refV       









A. Advantages of the Pipeline Architecture 
The pipeline architecture is well suited to implementing ADCs with moderate to 
high resolutions (8–14-bit) and moderate to high speeds (10-200MHz). The high 
throughput nature of the architecture makes it a good candidate for implementing high-
speed ADCs. The presence of redundancy and gain relaxes the comparator offset 
requirements. 
B. Disadvantages of the Pipeline Architecture 
Although each pipeline stage has a very low resolution as compared to the overall 
resolution of the ADC, a pipeline stage needs to be as accurate as the sum of its own 
resolution and the resolution of the stages following it. Because of this the pipeline ADC 
suffers from the following disadvantages: 
• High gain op-amps are required in the initial stages of the pipeline to reduce 
errors due to finite op-amp gain. This is difficult to achieve in low-voltage 
nanometer CMOS processes. 
• Large op-amp bandwidth is also required to reduce errors due to finite settling. 
Thus op-amps dissipate a considerable amount of power in a pipeline ADC. 
• Good capacitor matching is also required in the initial stages of the pipeline. 
Capacitor matching in modern CMOS processes is limited to about 11-bits. This 
makes the implementation of pipeline ADCs with resolutions >12-bits difficult 
without the use of calibration for capacitor mismatch. 
• A front-end S/H is usually required in a high-resolution, high-speed pipeline ADC 
to reduce aperture errors between the signal sampled by the input sampling 
16 
 
capacitors (C1-C4 in Fig. 2.3) and the sub-ADC. The front-end S/H dissipates 
considerable power and also eats into the noise budget of the whole ADC. 
2.3  Σ∆ Architecture 
The oversampling or Σ∆ architecture [16] enhances ADC resolution by trading 
speed for accuracy. This architecture is especially attractive as process scaling enables 
faster transistors and thus higher speed converters. This architecture is well suited to 
implementing high-resolution, low-speed ADCs. 
Fig. 2.5 shows the circuit diagram of a first order Σ∆ modulator. Capacitors C1-C2 
and the op-amp form an integrator. The input signal is sampled onto capacitor C1 and 
later integrated onto feedback capacitor C2; this integration is the ‘Σ’ operation.  The sub-
ADC, connected to the output of the op-amp, quantizes the integrator output to Di. This 
sub-ADC output is later subtracted at the input; this is the ‘∆’ operation. For static input 










VV         (2.2) 





Fig. 2.6a shows a block diagram, with a plot of the ‘z
function, of a 1
st
 order Σ∆
noise E(z). The output of the ADC, in the z
1()z(V)z(D in +=
The sub-ADC quantization noise E(z) sees a high pass transfer function (1
the output of the ADC. This high pass transfer function is also known as the noise 
transfer function (NTF) and is shown in Fig. 2
quantization noise is pushed to higher frequencies. This is called ‘noise
is a powerful tool for enhancing the resolution of an ADC. If the input V
frequency signal, the high
with a low-pass digital filter, such as an averaging or Sinc












 order Σ∆ modulator 
-transform’ transfer 
 ADC. The sub-ADC is modeled as an addition of quantization 
-domain, is given as: 
)z(E)z 1−−      
.6b. In the frequency domain, the sub
-frequency quantization noise at the output can be filtered out 
1













Higher order Σ∆ ADC architectures employ larger number of integrators to obtain 
a higher order high-pass transfer function for the quantization noise. Generally an N
order Σ∆ ADC will have an NTF of (1
of its in-band (low-frequency) quantization noise to high frequencies.
A. Advantages of the 
The main advantages of 
• Errors due to circuit non
quantizer errors, 
digital filter at the output of the ADC.
• CMOS scaling enables fast transistors but transistor gain and linearity suffers with 
scaling. In this scenario the trade
the Σ∆ architecture is attractive.
• The Σ∆ architecture can be modified to implement band















. Thus a higher order Σ∆ ADC can push more 
 
Σ∆ Architecture 
Σ∆ architecture are: 
-idealities, e.g. feedback DAC mismatches 
can be pushed to high frequencies and filtered out by using a 
 








 ADCs which 
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• A continuous-time (CT) implementation of Σ∆ ADCs [19] is possible and is 
becoming popular because of the anti-alias filtering at the input of the ADC and 
the lower power consumption. 
B. Disadvantages of the Σ∆ Architecture 
The Σ∆ architecture’s disadvantages mainly stem from its elaborate and 
complicated circuit implementation. They are as follows: 
• Σ∆ ADCs require a high-speed digital filter at the output of the ADC to filter out 
high-frequency noise. These digital filters can dissipate a considerable amount of 
power. 
• More aggressive noise-shaping requires higher order Σ∆ modulators. The number 
of integrators to implement N
th
 order Σ∆ ADC is N, thus analog complexity and 
power consumption increases as N increases. 
• Higher order Σ∆ modulators suffer from stability issues. ADCs employing such 
modulators need to be designed and simulated carefully to avoid instability. 
Despite these disadvantages the Σ∆ architecture is still the most attractive choice 
for implementing high-resolution ADCs. 
2.4  SAR Architecture 
The successive approximation or SAR ADC architecture uses a binary search 
algorithm to quantize the input. A single comparator is used in a serial fashion to resolve 
the input. Because of its serial nature, this architecture is suited for low-to-moderate 
speeds. This architecture has low analog complexity and low power consumption because 
it uses only one comparator. Fig. 2.7 shows the circuit diagram of a 6-bit SAR ADC [20]. 
In the ‘sample’ phase, Vin is sampled onto the bottom plate of the capacitor array, also 
called capacitor DAC or CDAC, with the top 
bottom plate is grounded with the top plate floating. This produces a potential equal to 
Vin at the top plate. Now the ‘search’ proceeds by switching the bottom plate of each 
binary weighted capacitor to either +
eventually goes to zero. 
For example, depending on the sign of top plate potential at the start of the 
‘search’ phase i.e. -Vin, the MSB (Most Significant Bit) i.e. d
negative (positive). After this the bottom plate of the most
connected to +Vref (-Vref
Subsequently, the other bits d
bottom plate switched. Thus the top plate potential progressively approaches zero. The 





A. Advantages of the SAR
All the advantages of the SAR architecture 
They are as follows: 
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plate grounded. In the ‘search’ phase, the 
Vref or –Vref, such that the top plate voltage 
1 is assigned +1 (
-significant capacitor is 
), making the top plate voltage shift up (down) by V
i (i = 2 to 6) are decided and their corresponding capacitor 





Fig. 2.7: A 6-bit SAR ADC 
 Architecture 
come from its architectural simplicity. 
–




• The SAR ADC as shown in Fig. 2.7 uses the same capacitor array for sampling 
the input signal and for implementing the DAC to estimate the input. Separate 
S/H and DAC circuits are not required in this particular implementation of a SAR 
ADC. 
• The architecture uses only one comparator. 
• No op-amps are required for implementation. Thus the architecture has minimum 
analog complexity. 
• Comparator offset can be modeled as an input referred offset for the whole ADC. 
Thus comparator offsets don’t cause non-linearity as in the case of other ADC 
architectures. 
• It has very low power consumption because of the absence of op-amps and the 
use of only one comparator. 
• This architecture shows excellent scalability with process because of the lack of 
analog building blocks. 
B. Disadvantages of the SAR Architecture 
The SAR ADC architecture suffers from a few but serious disadvantages that 
have prevented it from being used in high-speed, high-resolution ADCs. They are as 
follows: 
• The serial nature of SAR architecture limits its speed. 
• The number of unit capacitors required for an N-bit SAR ADC is about 2N-1 (for 
differential implementation it is 2
N
). This becomes prohibitively large for N>10. 
Capacitors can be connected in series or a 2C/C capacitor array can be used to 
22 
 
reduce the number of unit capacitors required, but their accuracy gets 
compromised because of the presence of parasitic capacitors. 
• Comparator noise causes performance degradation of the ADC because of the 
lack of gain in the ADC architecture. One can put a preamplifier before the 
comparator to reduce this noise, but at the expense of burning more power in the 
preamplifier. 
Because of these reasons, low-power SAR ADCs have been limited to resolutions 
of ≤ 10-bits. 
2.5  Recent ADC Publications 
Pipeline ADCs published in the last 5 years have resolutions ranging from 8-bits 
up to 16-bits and speeds ranging from 8MS/s up to 500MS/s. Digital calibration has been 
used in many of these ADCs to compensate for capacitor mismatches [21-24] and op-
amp gain and linearity errors [10, 22, 23, 25]. Switched op-amp technique [26-28] of 
switching off the op-amp during their passive phase to save power has been reported. 
Another useful technique involves reusing the same op-amp for different stages of the 
same pipeline ADC [29, 30] to save power consumption and chip area. In this technique, 
a stage having the active phase coinciding with the passive phase of another stage and 
vice-versa, share the same op-amp. Use of a comparator based op-amp [31-33], to replace 
power hungry analog op-amps, has also been proposed. Time interleaved pipeline ADCs 
have been able to achieve speeds up to 1GS/s [34, 35]. 
Oversampling (Σ∆) ADCs published in the past 5 years have SNDRs ranging 
from 51dB up to 97dB and signal bandwidths ranging from 20kHz up to 44MHz. High 
speed transistors, enabled by CMOS scaling, have enabled Σ∆ ADCs with large signal 
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bandwidths [36-38]. Continuous time (CT) implementation of Σ∆ ADCs [39-41] is now 
an attractive choice. This is because of the power and speed advantages of CT 
implementation and the inherent anti-alias filter present at the input. On the other hand, 
CT Σ∆ ADCs require RC time constant trimming and are sensitive to clock jitter [39-41]. 
Band-pass and quadrature Σ∆ ADCs [42-44] are also popular choices for wireless 
applications. Despite the complicated circuit implementation, high resolution ADCs are 
still preferably implemented using Σ∆ architectures. 
Recently published ADCs, with SAR architectures, have resolutions in the range 
of 9 to 12-bits and speeds in the range of 0.1 to 50 MS/s. The ADC with the lowest ever 
FOM, published so far, is a SAR ADC [45]. SAR ADCs with asynchronous comparators 
[46, 47] have better speeds as compared to synchronous comparators. To overcome the 
low-speed disadvantage of the SAR architecture, time-interleaved SAR architectures [48-
50] have been proposed. These ADCs have speeds in the GHz range, but their resolutions 
have been limited to <6-bits. 





















16 125 0.18 12.50 62.5 385 0.532 [21] 
14 100 0.09 11.14 50 130 0.576 [22] 
10 500 0.09 8.51 250 55 0.302 [23] 
10 100 0.065 9.51 50 4.5 0.062 [24] 
10 50 0.18 9.00 25 9.9 0.337 [25] 
10 50 0.13 9.21 25 15 0.507 [26] 
10 50 0.18 8.84 25 35 1.528 [27] 
8 200 0.18 7.56 100 30 0.795 [28] 
10 50 0.18 8.78 25 18 0.819 [29] 
14 100 0.18 11.73 50 230 0.677 [30] 
12 50 0.09 10.01 25 4.5 0.087 [31] 
8 200 0.18 6.40 100 8.5 0.503 [32] 
10 8 0.18 8.68 4 2.5 0.762 [33] 
11 1000 0.13 8.35 500 250 0.766 [34] 
11 800 0.09 8.68 400 350 1.067 [35] 
Σ∆ ADCs 
- 20 0.18 11.83 10 240 3.296 [36] 
- 20 0.13 10.17 10 20.5 0.890 [37] 
- 40 0.09 11.34 20 27.9 0.269 [38] 
- 40 0.13 12.00 20 38 0.232 [39] 
- 40 0.13 12.68 20 87 0.293 [40] 
- 20 0.18 13.33 10 100 0.486 [41] 
- - 0.09 11.17 20 56 - [42] 
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- - 0.18 11.34 1 4.7 - [43] 
- - 0.18 12.33 44 375 - [44] 
SAR ADCs 
10 1 0.065 8.74 0.5 0.0019 0.004 [45] 
9 50 0.09 7.40 10 0.29 0.086 [46] 
9 40 0.09 8.56 20 0.82 0.054 [47] 
7 2500 0.045 5.36 1100 50 0.553 [48] 
6 1250 0.13 5.75 625 32 0.476 [49] 
8 600 0.13 6.85 300 30 0.433 [50] 
 
Table 2.1: Performance summary of recent ADC publications 
 
Recent ADC publications show a trend towards implementation in digital CMOS 
processes with smaller feature sizes and better energy efficiencies. As discussed in 
section 1.2, such processes lack good analog performance and these ADCs tend to have 








HYBRID Σ∆-PIPELINE ARCHITECTURE 
 
3.1 Introduction 
Many applications including wireline and wireless communications, imaging and 
video, demand high-resolution (>12-bit), low-distortion analog-to-digital conversion with 
a signal bandwidth of several MHz. System-on-chip (SoC) integration dictates the use of 
modern nanometer CMOS processes with low-supply voltages. Achieving high-
resolution and moderate-speed with pipeline ADCs, in such scenarios, often requires 
calibration to enhance component matching [10, 21-23]. Furthermore a front-end sample-
and-hold (S/H) is usually necessary to remove aperture error and reduce distortion [15, 
51, 52]. Pipeline ADCs, without a front-end S/H, usually requires an accurate sampling 
path matching between the first stage MDAC and its sub-ADC input [53]. On the other 
hand, continuous-time (CT) Σ∆ ADCs suffer from the requirement of RC time-constant 
calibration and are sensitive to clock jitter [39-41]. Switched-capacitor (SC) Σ∆ ADCs 
employ low over-sampling ratio (OSR) and multi-bit feedback DACs to achieve high-
bandwidth, but calibration and/or dynamic element matching of the feedback DACs is 
required to maximize performance [36]. Σ∆ ADCs also require a digital decimation filter 
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of considerable speed [39]. Such additions increase power consumption, complexity and 
chip area. 
To enhance the accuracy of pipeline ADC architecture, a hybrid architecture 
based on the pipeline and the resetting Σ∆ architectures is proposed in this chapter. A 
low-OSR, high-resolution, calibration-free, low-power ADC architecture based on the 
pipeline of a resetting Σ∆ modulator and a Nyquist ADC is presented. For the first time a 
resetting Σ∆ architecture is adapted and utilized for a high-speed, high-bandwidth 
application. The architecture is found to improve the accuracy of the pipeline architecture 
without requiring any calibration. 
This chapter presents the design, analysis, implementation and prototype 
measurements of a 14-bit 23MS/s ADC [54], which employs a second-order resetting Σ∆ 
modulator pipelined with a 10-bit cyclic ADC. This ADC uses a resetting Σ∆ modulator 
with a low OSR of 5 to achieve higher bandwidth, and to eliminate the need for a front-
end S/H. Simulations and the prototype measurements show that the architecture is 
tolerant of circuit non-idealities such as capacitor mismatch, finite op-amp gain and finite 
op-amp settling. Larger tolerance of settling errors reduces bandwidth requirement op-
amps and saves power. Although the architecture is calibration-free and has a low OSR, 
the prototype ADC achieves 11.7-bit ENOB, 87dB SFDR and no missing codes at 14-bit 
resolution. The resetting architecture also eliminates the need for power hungry digital 
decimators and enables the ADC to sample as a Nyquist converter. The ADC achieves a 
large Nyquist bandwidth of 11.5MHz with a power consumption of 48mW.  The power 
consumption and die area of 0.5mm
2




Section 3.2 introduces the concept of a resetting Σ∆ modulator. In section 3.3 we 
describe the prototype ADC architecture. Section 3.4 analyzes the resetting Σ∆ ADC 
architecture in detail and explains the advantages of this architecture over the 
conventional pipeline ADC architecture. Sections 3.5 and 3.6 present circuit details and 
measured results of the prototype ADC. Section 3.7 proposes an optimum design 
architecture for designing ADCs based on resetting Σ∆ modulator. Finally, sections 3.8 
present the conclusion. 
3.2 Resetting Σ∆ Modulator 
A resetting Σ∆ converter, also known as single-shot [55] or incremental [56] Σ∆ 
converter, is essentially a Σ∆ ADC in which the modulator is reset after a pre-determined 
number of clock cycles. Extended counting converters [57, 58], also a type of resetting 
ADC Σ∆ converter, employ a first order resetting Σ∆ conversion followed by a Nyquist 
conversion to quantize the input. Resetting removes the memory of the modulator and 
enables the converter to sample as a Nyquist converter. In this way a resetting Σ∆ ADC 
incorporates the advantages of a Σ∆ modulator in a Nyquist-sampling ADC. Fig. 3.1 














Resetting Σ∆ modulator architectures with high OSR have been used for low
frequency or DC input signal applications
generally reuse hardware, which leads to low bandwidths in the KHz range.
3.3 ADC Architecture
The proposed ADC archi
Σ∆ modulator (stage 1) and a 10
OSR and is different from the feed
architectures in [57, 58] 












 order resetting Σ∆ modulator with OSR=N 
e estimate of input Vin improves as N increases:
       
 [55, 56, 59]. Extended counting ADCs 
 
tecture (Fig. 3.2) is a pipeline of a second
-bit cyclic ADC (stage 2). This architecture has a low 
-forward architectures used in [56, 59]
to enable much higher speed operation. A residue signal 







 and first order 
Vres is 
back-end residual error quantization (stage 2), since the maximum achievable resolution 
in traditional uncalibrated Nyquist ADC architectures (pipeline, SAR, etc.), considering 
capacitor matching (~11-
adopted for the second stage for simplicity. A minimum
bits and gain of 16 is required to achieve a total ADC resolution of 14
order resetting integrator architecture is chosen for the first stage. With an OSR of 5, this 
second-order integrator gives a gain of 15
suffers slightly. 
 
The front-end Σ∆ 
5 times the effective conversion
output of the Σ∆ front-
modulator is reset. The cyclic ADC then quantizes the residue while the 
processes the next 5 samples. The cyclic ADC also requires 5 clock cycles to resolve 10
bits, and in this way, as both stages have a matched latency of 5 clock cycles at 115MHz, 
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bits) [60], is about 10-bits [61]. A cyclic ADC architecture is 
 front-end stage resolution of 4








Fig 3.2: ADC architecture 
modulator samples and modulates the input (Vin
-rate. After every five samples, the residue (
end is passed to the second-stage cyclic ADC and the 
-
-bits. A second-
) at 115MHz, or 






perfect two-step pipelining is achieved. The digital outputs from the Σ∆ modulator and 
from the cyclic ADC are combined by the Digital Block to give overall ADC output, Dout. 
This two-step pipelining leads to a latency of only 1 conversion-rate (23MS/s) clock 
period. 
The second-order Σ∆ front-end is itself a 1-1 MASH [62] cascade of two first-
order modulators. The feedback and feed-forward coefficients are chosen to maximize 
signal gain while avoiding clipping, and also to ensure large unit-capacitors for more 
practical circuit implementation. The output of the first integrator is 1.5-bit quantized (to 
ai) by two comparators with thresholds set at ±Vref/4. An inherently-linear 1.5-bit DAC, 
driven by ai, subtracts the input of the first integrator. The output of the second integrator 
is 1-bit quantized (to bi) by a single comparator with a differential threshold set at 0. ai 
and bi together drive the input of the multi-bit DAC that feeds the second integrator. 
Assuming the input signal, Vin, is constant, the output residue Vres of the second 





















aVV15V      (3.2) 
Vres is effectively a gained-up version of input signal, less the digital estimation 
formed by ai and bi. From (3.2) we can see that the first stage has an effective gain of 15 
of the input signal Vin. The double summation indicates second-order integration. The 10-
bit cyclic ADC quantizes Vres giving a total ADC resolution of 13.9-bits. The total 
resolution is a little less than 14-bits because of the gain of 15 (instead of 16) from the 
first stage (equation (3.2)). 
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For a time-varying input, Vin in equation (3.2) is replaced by a linearly-weighted 
average, which causes low-pass-filtering with attenuation of up to 2.77dB at the 
11.5MHz Nyquist frequency. The effect of this filtering is discussed in more detail in 
section 3.5-C. This filtering can be used to help attenuate signals in some frequency 
ranges. 
3.4 Architecture Advantages 
To understand the advantages of a resetting Σ∆ modulator, we compare a first-
order resetting Σ∆ modulator and a conventional Multiplying-DAC (MDAC) stage of a 
pipeline ADC [15]. A first-order modulator is analyzed instead of a second order 
modulator for simplicity. Although a second-order modulator, such as the one used in our 
prototype ADC, differs in many ways from a first-order system, analysis of a first-order 
modulator gives us an intuitive understanding of the basic advantages of such systems, 
without dwelling too much on the complexity of a higher order system. Qualitative and 
quantitative comparisons between a first-order resetting modulator and an equivalent 
MDAC stage with respect to finite op-amp gain error, finite op-amp settling, capacitor 
mismatches, etc. are discussed in this section. 
Fig. 3.1 shows an example of a first-order resetting Σ∆ modulator. As with a 
conventional Σ∆ stage, capacitors C1, C2 and the op-amp form an integrator. The input 
signal is sampled onto capacitor C1 and later integrated onto feedback capacitor C2. In 
each integrating step i (i = 1 to N) the output of op-amp is quantized to Di by the sub-
ADC. Di (multiplied by Vref) provides the DAC feedback of the Σ∆ modulator. In the 
resetting Σ∆ modulator a reset switch across feedback capacitor, C2, controlled by clock 
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RS, periodically resets the integrator. In the example shown in Fig. 1, clock RS goes high 
once every N clock cycles, resetting the modulator, and thus this resetting Σ∆ modulator 
has an OSR of N. 
Assuming that the input of the resetting Σ∆ modulator is constant, the output of 



















NV       (3.3) 
This final output Vres is passed onto a load capacitor CL, through a switch 
controlled by clock H1/N, just before the integrator is reset. 
Fig. 3.3 shows a single-ended circuit implementation of a conventional 2.5-bit 
MDAC stage. Fig. 3.4 shows the ideal residue plot, output Vres versus input Vin, for this 
stage. This plot is governed by the following equation: 




























: Ideal residue plot for 2.5-bit MDAC stage 
 
Fig. 3.5 shows the residue plot equivalent (i.e. 
for the resetting Σ∆ modulator. The stage gain is the coef
and (3.4). Although the modulator has a different residue plot to that of the MDAC stage, 
a resetting Σ∆ modulator stage can replace the MDAC stage of a pipeline ADC if the 
gains are matched and output residue 
For example, a 2.5-bit MDAC with a gain of 4 (Fig. 3), can be replaced with a first
resetting Σ∆ modulator with 
Fig. 3.5: Residue plot for a 1
The use of an integrator instead of a conventional gain stage brings several 
advantages, including lower gain error, lower settling error, higher tolerance to capacitor 
mismatch and elimination of the front
beneficial for the initial pipeline stages where accuracy matters most to the overall ADC 
35 
 
Vres versus Vin from equation (
ficient of Vin in equations (
Vres lies within the input range of the next stage. 















 order resetting Σ∆ modulator. For C2 = 2C
Vin>0 shown) 
 




1 and N=8 (only 
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performance. We now explore these advantages in detail, by comparing the use of a 
conventional MDAC (Fig. 3.3) and a resetting integrator (Fig. 3.1) as the first stage of a 
14-bit pipeline ADC. We compare the use of a 2.5-bit MDAC with a gain of 4 with the 
use of a first-order resetting integrator with C2 = 2C1 and N=8. We look at circuit non-
idealities in the first stage only. To simplify the analysis we assume that all stages after 
the first stage are ideal, so that the output of the first stage is connected to an ideal 12-bit 
ADC with a signal range of –Vref to +Vref. This assumption is practical as the 
performance of the first stage of the pipeline ADC usually dominates, and we can gain 
insight into the contribution of each individual circuit non-ideality towards the 
performance of the whole ADC. 
A. Lower Stage Gain Error 
Stage gain-error is less with an integrator as compared to a conventional MDAC 
stage, because the feedback factor β is much higher for an integrator than for an MDAC 
stage with the same effective stage-gain. Stage gain-error, due to finite op-amp gain, 
causes non-linearity errors in a pipeline ADC. This is because finite op-amp gain causes 
errors in the ideal stage gain of equation (3.4). Fig. 3.6 shows the finite op-amp gain error 
mechanism. For an input signal Vin stored on sampling capacitor CS and assuming all 
other capacitors have 0 initial condition, the output voltage across capacitor CL in the 
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for the MDAC.  










On the other hand, the MDAC stage residue with finite op
( −= D4VV outinres
Comparing equations (
the integrator stage gives the integrator a lower gain error for the same op
MATLAB simulations of the 14
maximum DNL of 0.82LSB in the case of the conventional MDAC stage and a maximum 
DNL of only 0.27LSB for the integrator stage.
B. Lower Settling Error
Although an integrator stage runs at a higher clock rate, for a given op
bandwidth the settling error for an integrator stage is less than that of an equivalent 







Fig. 3.6: Finite op-amp gain error 
-gain of 4, β is 2/3 for the integrator, compared to 1/4 
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3.6) and (3.7) we see that the higher feedback factor 
-bit ADC with a finite op-amp gain of 80dB give a 
 
 










settling in an MDAC stage, results in errors of the output residue signal Vres that causes 
degradation of SNDR of the ADC. Considering finite settling in the MDAC stage residue 
equation (3.4), we get: 
ε+−= refoutinres VDV4V        (3.8) 
and 
settTVe
ω−∆=ε         (3.9) 
where ∆V is the voltage difference the op-amp has to settle to, Tsett is the time 
available for the op-amp to settle, ω = βgm/CLtot is the op-amp closed loop 3dB 
bandwidth, CLtot the total output load capacitance and gm the op-amp transconductance. 
Although, in this example the integrator sampling clock is 8 times faster than the 
effective sampling rate to give an effective gain of 4, this does not mean that the required 
op-amp bandwidth is also 8 times larger. In fact, the settling error in the integrator is 
smaller because of three reasons. Firstly, the feedback factor β is larger for the integrator. 
Secondly, thanks to the averaging effect of oversampling (section 3.4-E), smaller 
capacitors can be used which leads to lower CLtot. Thirdly, during the first N-1 integration 
steps of the integrator (Fig. 3.1), the load capacitor CL is not connected to the output of 
the op-amp, reducing CLtot for these steps. Because of these three reasons, the bandwidth 
requirement of the integrator op-amp is lower than that for the op-amp in a conventional 
MDAC, despite the fact that the integrator clock is 8 times faster than the MDAC clock. 
An approximate comparison between a switched-capacitor oversampling and a 
Nyquist ADC shows that for same thermal noise budget we can decrease the size of the 
capacitors in the oversampling ADC by the OSR. On the other hand, the time available 
for the op-amp to settle in an oversampled converter decreases by the OSR. This decrease 
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in available time and capacitor size implies that for the same op-amp gm the settling error 
ε (in equation (3.8) and (3.9)) is the same for both ADCs. Thus power dissipated by the 
op-amps in both ADCs is approximately the same. 
SPICE simulations were done comparing the SNDR deterioration of the MDAC 
stage and the integrator stage due to finite op-amp settling. The op-amp 
transconductance, gm, is the same in both cases, but the capacitor values for the integrator 
(C1, C2 and CL in Fig. 3.1) are one-third that of the MDAC capacitor values (C1-C4 and 
CL in Fig. 3.3) because for same thermal noise, the use of smaller capacitors thanks to 
oversampling, as described in section 3.4-E. Simulations show that SNDR degradation, 
due to settling error only, is 4.4dB lower in the integrator than in the MDAC. 
C. Inherently Linear 1.5-bit DAC 
Capacitive DACs used in MDAC stages suffer from non-linearity because of 
capacitor mismatch. With capacitor matching limited to ~11-bit in modern CMOS 
processes [60], DAC accuracy can be a limitation of MDAC stages, especially in high 
resolution (>12-bit) ADCs. On the other hand a resetting Σ∆ stage can always employ an 
inherently linear 1-bit or 1.5-bit DAC and still attain an overall resolution greater than 1-
bit. 
In the 2.5-bit MDAC (Fig. 3.3), the bottom plates of capacitors C1–C3 are 
connected to +Vref, 0 or –Vref to implement a 2.5-bit feedback DAC. On the other hand, 
for the integrator stage (Fig. 3.1), the bottom plate of a single capacitor, C1 is connected 
to +Vref, 0 or –Vref to implement a 1.5-bit feedback DAC. The 1.5-bit sub-ADC of the 
integrator (Fig. 3.1) makes N (=8) decisions in N clock cycles to attain resolution greater 
than 1.5-bit, and in this way a 1.5-bit sub-ADC and 1.5-bit DAC are sufficient. The 
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linearity of the 2.5-bit feedback DAC, in the MDAC stage, depends on matching between 
four unit capacitors, C1 to C4. On the other hand, the 1.5-bit feedback DAC for the 
integrator, implemented with a single unit capacitor, is inherently linear
1
. This is a big 
advantage for the integrator architecture. 
Extensive Monte-Carlo simulations with MATLAB models were performed to 
compare the sensitivity of the MDAC stage and of the integrator stage to capacitor 
mismatch. In these simulations, capacitors are assumed to be 9-bit accurate while 
everything else is assumed to be ideal. The stage residue is quantized by an ideal 12-bit 
ADC. A mean SNDR of 69dB and 80dB for the MDAC stage and equivalent integrator 
stage, respectively, is predicted. The standard deviation in both cases is 5dB. 
Better performance of an integrator stage is not restricted to a 1-bit or 1.5-bit 
feedback DAC. The smaller number of unit capacitors in the feedback DAC of an 
integrator stage, as compared to an MDAC stage, in general always leads to better 
linearity. Nevertheless, the use of a 1-bit or a 1.5-bit feedback DAC has the added 
advantage of being inherently linear. It is important to note, that the use of an inherently 
linear 1.5-bit feedback DAC in a conventional 1.5-bit MDAC does not give the same 
advantages. This is because a pipeline ADC with a 1.5-bit first stage MDAC has poorer 
linearity as compared to a pipeline ADC with a multi-bit first stage MDAC [52]. In 
general, a resetting Σ∆ stage is more tolerant to capacitor mismatch as it can always 
employ an inherently linear 1-bit or 1.5-bit DAC and still attain a resolution greater than 
1-bit. 
 
                                                 
1
 Capacitor mismatch between C1 and C2 only causes a gain error. 
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D. Elimination of Front-End S/H 
The integrator architecture (Fig. 3.1) does not need a sample-and-hold (S/H), 
since the sub-ADC is connected to the output of the integrator which is a sampled-and-
held signal. This is a big advantage as the input signal can be directly sampled onto the 
first stage sampling capacitors, without any RC-settling match requirements (explained in 
the next paragraph), thus completely eliminating the need for a front-end S/H stage. A 
high-resolution front-end S/H stage usually consumes a considerable amount of power 
and eats into the noise budget of the ADC. Not all Σ∆ modulator architectures, for 
example CIFF [63] architecture, enjoy this advantage. 
If there is no front-end S/H, the sub-ADC of an MDAC stage (Fig. 3.3) is directly 
connected to the input signal. This requires a good RC-settling match between sampling 
of the input signal onto the capacitors C1-C4 and sampling of the input by the sub-ADC. 
Without a front-end S/H, any RC-settling mismatch between the input signal sampling 
onto the capacitors C1-C4 and sub-ADC sampling of the input, can cause an incorrect 
decision by the sub-ADC
2
, and this decision error can be large for a high frequency input 
signal [53]. To avoid such errors a front-end S/H is often used, especially in the case of 
high-resolution converters. 
E. Oversampling Advantage 
Oversampling in a resetting integrator stage brings advantages compared to an 
MDAC stage. The resolution of any ADC can be enhanced by oversampling. For 
example, oversampling by 8 reduces the noise power by a factor of 8, assuming that noise 
is uniformly distributed in frequency, and that an ideal brick-wall digital filter filters 
                                                 
2
 Sub-ADC decision errors are tolerable to some extent because of comparator redundancy in an MDAC 
stage, but errors greater than sub-ADC step-size cannot be corrected. 
noise between FS/16 to F
the usable input signal bandwidth, or alternatively a faster ADC is requ




In our example, running the integrator clock 8 times faster is equivalent to 
oversampling the input by 8. This oversampling leads to an 8 times increase in the signal
to-noise power ratio of the ADC. Alternatively 8 times smaller capacitors can be used for 
the same ADC resolution. To account for non
noise from following stages, larger input referred op
etc., the capacitors are scaled down by a factor less than the OSR. Thus the integrator 
(Fig. 3.1) might use smaller capacitors 3 times smaller in size as compared to the MDAC 
(Fig. 3.3) capacitors. As a corollary to this advantage, the aperture erro
jitter is also reduced. For the same aperture error budget, the RMS jitter tolerance for an 
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S/2 (Fig. 3.7). However, oversampling results in a reduction of 






Fig. 3.7: The oversampling advantage 
-ideal noise filtering, the non




r due to timing 
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8x sampling clock is enhanced by factor of √8, as compared to the RMS jitter tolerable in 
the 1x clock used for sampling in the MDAC stage
3
. 
F. Comparison Summary 
Table 3.1 compares the use an MDAC and an integrator, as the first stage of a 14-
bit pipeline ADC based on MATLAB and SPICE simulations. Stage 2 onwards of the 
pipeline is modeled as an ideal 12-bit ADC. 
 
Stage 1: Conventional 2.5-
bit MDAC (Fig. 3.3) 
Stage 1: Integrator Stage 
with C2 = 2C1 and N=8 
(Fig. 3.1) 
Finite Op-Amp Gain 
(=80dB) Error (DNL) 
0.82LSB 0.27LSB 
Finite Op-amp Settling 
Error 
- 4.4dB higher SNDR* 
Capacitor Matching (9-





Front-end S/H Required Not Required 
Capacitor Sizes Large Small 
Jitter Tolerance Low 
High 
(√8 larger) 
Input Clock Slow Fast (x8 faster required) 
*Same op-amp transconductance ‘gm’ and one-third the load capacitance as the MDAC 
Table 3.1: Comparison between a conventional MDAC stage and an integrator stage 
                                                 
3
 Noise due to sampling clock jitter, averaged over N samples, gives a √N advantage if jitter is random. 
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3.5 Circuit Details 
For the prototype ADC architecture (Fig. 3.2), using a first-order modulator (Fig. 
3.1) even with C2 = C1 for the first stage, would require an OSR of 16 which translates to 
368MHz clock for a 23MS/s conversion speed. Such a high-speed clock for first stage 
would be impractical. Therefore, a second-order integrator architecture is chosen for the 
first stage, relaxing the OSR requirement to only 5. 
Extensive MATLAB simulations were done to investigate the robustness of the 
prototype ADC architecture (Fig. 3.2). Simulations show that the architecture has a large 
tolerance to circuit non-idealities. 9-bit capacitor matching and a 75dB op-amp gain are 
sufficient to ensure no missing codes at 14-bit resolution. This tolerance comes from a 
combination of the two advantages that we discussed in section 3.4-A and C. A relaxed 
settling requirement helps reduce op-amp power consumption (section 3.4-B). This 
proposed modulator architecture was chosen over the CIFF modulator used in [56, 59] to 
eliminate the need for front-end S/H (section 3.4-D). Oversampling in the front-end 
reduces capacitor size requirements for the first stage and leads to a high clock jitter 
tolerance of up to 3ps (section 3.4-E). All of the above leads to a calibration-free, power-
efficient and area-efficient design. 
A. Front-End Σ∆ Modulator 
Schematic of the Σ∆ front-end, which is a SC implementation of stage 1 of the 
ADC (architecture discussed in section 3.3), is shown in Fig. 3.8. A single-ended 
schematic is shown for clarity. The first and second integrators are implemented using 
op-amps A1 and A2 respectively. The outputs of first integrator (xi) and second integrator 
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(yi) are 1.5-bit and 1-bit quantized to ai and bi, respectively by the two sub-ADCs shown. 










Fig. 3.8: SC implementation of 2
nd
 order Σ∆ modulator 
Both op-amps are implemented as folded, single-stage, triple-cascode, NMOS-
input amplifiers, each with a gain of at least 75dB across all process-temperature 
variations. The maximum output swing is 1.4Vpp and 1.5Vpp at the outputs of first and 
second integrators (xi and yi), respectively. With a 2V supply and MOSFETs biased near 
sub-threshold with typical VDS of 200mV, these op-amps support a total differential 
signal swing of 1.6Vpp so that the op-amps have sufficient signal swing margins for this 
ADC architecture. Simulations show that the on-chip bias network maintains a sufficient 
VDS across process-temperature variations to keep the MOSFETs in saturation. 
Digital estimation of the input, by the front-end modulator, has a total resolution 
of about 5-bit (over 5 clock cycles) which is larger than the 4-bit effective resolution 
required from the front-end stage. This redundancy relaxes the offset requirements of the 
comparators forming the two sub
preamplifiers followed by latches to reduce input referred offset and kickback. The 
comparators have thresholds set at ±
respectively. 
B. 10b Cyclic ADC 
Fig. 3.9 shows the SC implementation, and again a single
for clarity. The cyclic ADC 
resolves 1.5-bit
4
 in each half
thus matching the front-end 
about 17% of the total power. This power consumption can be further reduced by using a 





-ADCs. The comparators are implemented as 
Vref/4 and 0 for the 1.5-bit and 1
-ended vers
[65] is implemented using a single op-
-clock-period to yield 10-bit resolution in 5 clock cycles, 










 SC implementation of 10-bit cyclic ADC 
 
-bit sub-ADCs, 
ion is shown 
amp. This ADC 
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C. Digital Block 
The digital block of the ADC combines all the sub-ADC outputs (ai’s, bi’s and 
ci’s) to give the final digital output Dout. The logic governing the combination, based on 

























cyclic c2c2c2c2c2c2c2c2c2D ++++++++=  (3.11) 
cyclicΣ∆modout DD512D +=         (3.12) 
We see that high-speed multi-bit digital integrators are not required as decimation 
already occurs within the ADC while the residue signal Vres is passed from the first stage 
to the second stage. This greatly simplifies implementation of the digital block. 
The digital block, as described above, is a linearly weighted averaging FIR filter 
(Fig. 3.10). This filter operates on the final output digital code, and thus the input signal 
Vin sees the same filtering effect at the ADC output. For time-varying input signal, Vin in 










     (3.13) 
  
                                                                                                                                                 
4
 This includes a 0.5-bit comparator redundancy. 
 
Table 3.2 summarizes the difference between this linearly weighted averaging 
digital filter (equation (3.
sinc
3
 filter, traditionally used in second
decimation factor of 8.9 but suffers from a large worst
which severely limits the usable bandwidth of the ADC. The simple linearly weighted 
averaging filter has a relatively poor noise decimation factor of 4.1 but has a low pass
band droop of only 2.77dB, enhancing the usable bandwidth of the ADC










Fig. 3.10: Digital filter characteristics 
13)), an ideal brick-wall filter, a sinc
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 filter and a sinc
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Fig. 3.12: Measured INL and DNL at 14-bit level 
The prototype ADC is fabricated in a 1P6M 0.18µm CMOS process. As seen in 
die micrograph (Fig. 3.11), the core fits within a small 0.9mm x 0.5mm footprint. The 
ADC accepts a full-scale differential input signal of 2Vpp. Though the ADC architecture 
can accept input signal larger than 2Vpp, linearity suffers because of the non-linearity of 
the sampling switches outside this input signal range. Fig. 3.12 shows the INL and DNL 
plots, which indicate no missing codes at 14-bit resolution. A peak SNDR of 72dB (11.7-
bit ENOB) is achieved for a 2MHz input. 8192 point FFT plots, shown in Fig. 3.13, 
demonstrate 87dB and 82dB SFDR for 2MHz and 8MHz input signals respectively, at -
0.5dB full scale. At 0dB full-scale input, SFDR drops by about 2dB. Fig. 3.14 
summarizes the measured SFDR, SNDR for varying input frequencies. SFDR and SNDR 
fall to 81dB and 68dB respectively for a 10MHz input signal, this is partly due to low-
pass filtering discussed in section 3.5-C. 
Fig. 3.13: 
Fig. 3.14: SFDR, SNR & SNDR vs. input frequency (Fs = 23MHz)
The prototype consumes a total power (excluding I/O) of 48mW at the fu
conversion speed of 23MS/s. The digital block consumes 8mW, which is low for an ADC 
of this resolution and speed
cyclic ADC. The first and s
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8192 point FFT plots for 2MHz and 8MHz inputs
 [39]. Another 8mW is dissipated by the second









About 1mW of the total 48mW is consumed by clock generation. Table 3.3 summarizes 
the measured specifications of the prototype ADC. 
SNDR (2MHz input) 72dB (11.7-bit ENOB) 
Conversion Rate 23MS/s 
Linearity (14b level) |INL|<2LSB   |DNL|<1LSB 
SFDR (2MHz @ -0.5dB FS) 87dB 
Input Range 2Vpp differential 







Process 0.18µm CMOS 
 
Table 3.3: ADC specification summary 
3.7 Optimum Design Model 
The proposed pipelined resetting Σ∆ ADC architecture, discussed in this chapter, 
is suitable for high-resolution (≥12-bit) moderate speed ADCs. This section gives broad 
design guidelines for an optimum ADC, based on this architecture. Consider an ADC 
design requirements for an N-bit linearity (N≥11) with effective sampling speed of Fs,eff. 
Capacitor matching of ~11-bits limits the second-stage Nyquist ADC, for back-
end residual quantization, to 10-bits. The second-stage ADC conversion speed should be 
equal or slightly better than Fs,eff. The SAR architecture is well suited for low Fs,eff while 
the pipeline architecture is better suited for higher Fs,eff. 
As in a conventional N
bits, the first stage resolution is (N
10)
. Let Fs,max be the maximum sampling speed possible
Fs,max, in a switched-capacitor circuit implementation, is limited by op
the resolution of the passive front
technology used; e.g. transistor speed, parasitics, power supply, availability of low
transistors etc. The maximum possible oversampling ratio is given by:
R = Fs,max/ Fs,eff 








The factor ‘k’, which is usually <1, is a function of integrator gains in the actual 
SC implementation. In our prototype ADC architecture k=0.5. Usuall
increases, because of the larger signal swings associated with higher
We can determine the architecture order ‘n’ from the required stage






                                        
5
 The passive front-end S/H needs to be at least (N+2)
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-bit pipeline ADC, with a second stage resolution of 10
-10)-bits. The required first-stage gain is equal to 2




. Hence, Fs,max is  dependent on the process 
 
      
th
-order integrator architecture, the stage-gain is given as 
)        
y k decreases as n 
-order architectures. 
-gain as follows:
    (3.16) 
-order CIFF modulator 









There are many implementations possible for an n
modulator. The CIFF modulator 
ADCs. Fig. 3.15 shows the block diagram of a second
architecture, the input signal along with integrator outputs is sampled onto the sub
(or quantizer). The difference of the input 
input signal Vin, results in a signal independent of V
the first integrator input
which leads to lower input
Thus, a front-end S/H or RC calibration is nec
sampled by sub-ADC and first integrator. Like other higher order (order





















[63] is a popular architecture for implementing 
-order CIFF modulator
Vin and the quantizer output which co
in (Fig. 3.15). This difference is fed to 
. Hence only quantization error circulates in the 
 signal distortion. The sub-ADC directly sees the




 (≥3) order front-end resetting Σ∆ modulator architecture
 integrator architecture, a 1-(n-1) MASH architecture with the 
2) resetting Σ∆ 
Σ∆ 




 input signal. 
2) architectures, 
 
, is proposed. 
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Such an architecture is beneficial because it eliminates the drawbacks of the direct n
th
 
order CIFF modulator architecture and retains most of its advantages. The first-order Σ∆ 
modulator sampling the input signal eliminates the need for a front-end S/H (section 3.4-
D). The first-order integrator gain or sub-ADC resolution can be adjusted to decrease the 
signal fed to the (n-1)
th
 CIFF modulator, thus ensuring stability without limiting the input 
signal range. The (n-1)
th
 CIFF modulator would retain its advantage of low distortion. In 
our prototype ADC, a 1-1 MASH architecture is used to implement a second-order 
modulator. 
3.8 Conclusion 
This chapter proposes a pipelined ADC architecture based on a resetting Σ∆ 
modulator. Analysis developed in this chapter outlines the design trade-offs and explains 
the advantages of this oversampling architecture over the conventional pipeline ADC 
architecture. Intuitive explanations are presented to show the advantages of replacing an 
MDAC stage in a conventional pipeline ADC with a resetting Σ∆ modulator. The 
proposed architecture has several advantages including lower gain-error, lower capacitor 
mismatch error and lower settling error. Moreover, replacing the first MDAC stage of a 
pipeline ADC with a resetting integrator eliminates the need for a front-end S/H stage. 
These advantages are not limited to high OSR architectures. Such advantages are very 
beneficial for the design of high-resolution, low-power, moderate-speed ADCs. This 
chapter also proposes architecture design guidelines (section 3.7) for optimal design of 
such high-resolution, moderate-speed ADCs. 
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The experimental prototype demonstrates the ability of such low-OSR resetting 
Σ∆ modulator architectures to achieve high-resolution. In this prototype, a front-end 
based on resetting Σ∆ modulator is pipelined with a simple cyclic ADC. The architecture 
achieves a calibration-free, power-efficient and area-efficient ADC design, which is often 
difficult to achieve in traditional ADC architectures. The architecture achieves high 







SAR ASSISTED PIPELINE ARCHITECTURE 
 
4.1  Introduction 
Many applications in electronics, especially portable battery-powered equipment, 
demand low-power, high-resolution and moderate-speed ADCs. An ADC based on the 
Successive-approximation (SAR) architecture usually requires a single comparator and a 
binary weighted capacitor array for implementation [20]. The use of only one comparator 
makes the SAR architecture the architecture of choice for low-power applications [45-
47]. SAR ADCs also show good process scalability because they do not rely on analog 
building blocks. But the resolution and speed achieved with the SAR architecture have 
been limited due to limited capacitor matching, large comparator noise and their serial 
decision making architecture. Time-interleaved SAR architectures [48-50] have been 
reported for high-speed applications, but these have limited resolution because of 
mismatches between the parallel interleaved SAR ADCs. Pipeline ADCs [10, 21-23], on 
the other hand can achieve high speeds and resolutions. However pipeline ADC dissipate 
a considerable amount of power in their op-amps and require extensive calibration 
schemes to compensate for op-amp gain error and capacitor mismatch. 
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This chapter proposes a new, hybrid ADC architecture based on SAR and pipeline 
architectures. This ADC pipelines a 6-bit MDAC with a 7-bit SAR ADC. For the first 
stage, a “half-gain” MDAC is implemented that reduces the op-amp power and increases 
its open-loop gain. Use of the SAR architecture for the first stage sub-ADC, instead of 
the usual flash architecture, reduces power and eliminates the need of a front-end S/H. 
Furthermore, the use of the SAR architecture for the second stage, helps reduce power 
and achieve high-resolution, thus eliminating the need for more pipeline stages. The 
overall power consumption of the ADC is targeted at only 3.5mW. 
Section 4.2 describes the ADC architecture in detail. Section 4.3 analyzes the 
advantages of this new architecture over conventional SAR and pipeline architectures. 
Finally, sections 4.4 and 4.5 present circuit details and simulated results of the prototype 
ADC. 
4.2  Proposed ADC Architecture 
The proposed ADC (Fig. 4.1) is a two-stage pipeline architecture without a 
dedicated front-end S/H. The first stage of the pipeline is a 6-bit MDAC, which includes 
a 1-bit redundancy. The second stage is a 7-bit SAR ADC. 
  
 
The first stage sub
architecture, which reduces the number of comparators required from 63 to 1 and 
eliminates the need for an active front
section 4.3-A. The stage-
2
6-1
 (=32) for a 6-bit MDAC stage. 
conventional gain of 32, 
implementation reduces the required op
increase the op-amp open
implementation are discussed in section 4.3
The second stage 7
implementation of the first stage, the residue signal V
compared to residue signals in conventional pipeline ADC architectures. This implies
the second-stage ADC has to quantize V
“half-reference” voltages (









Fig. 4.1: ADC architecture 
-ADC uses the SAR architecture, instead of the usual flash 
-end S/H. This is discussed in more details in 
gain of the first stage is 16 instead of the conventional gain of 
Since the implemented gain of 16 is half
we call this “half-gain” implementation. The half
-amp bandwidth by half and 
-loop gain. The advantages and disadvantages of this 
-B. 
-bit ADC also has SAR architecture. Because of the half
res, has half the signal
res to 7-bit resolution, in this “half
±Vref/2) are fed to the second stage to adjust for the half
age. In actual implementation, half-reference 








voltages are not 
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required. The implementation of this half-reference design is discussed in more details in 
section 4.3-C. 
4.3  Architecture Advantages 
This new ADC architecture differs from conventional pipeline architectures in a 
number of ways. The first stage MDAC has a large resolution of 6-bits, which enhances 
the ADC linearity [52]. The first stage sub-ADC has a SAR architecture, instead of the 
usual flash architecture, to implement this relatively-large 6-bit resolution. The 
alternative, a 6-bit flash would not be practical because of the large number of 
comparators required. The first stage also has a half-gain implementation. To adjust for 
the first stage half-gain implementation, the second stage has a half-reference 
implementation. We now discuss the advantages and disadvantages of this architecture in 
detail. 
A. Stage 1 Sub-ADC 
Fig. 4.2 shows the single-ended circuit implementation of the first stage. The 
actual implementation is fully differential. The CDAC for the SAR sub-ADC is the same 
as the input sampling capacitor array for this stage. This eliminates the need for any 
sampling path matching between the MDAC and its sub-ADC [53] or a dedicated front-
end S/H. Use of a single comparator, instead of 63 comparators as in flash architecture, 
significantly reduces power consumption and area. 
  
 
Fig. 4.2: Stage 1 MDAC implementation
A disadvantage of using 
larger decision time is required by the sub
the hold time available for 
is reduced. The alternative of a d
larger bandwidth from the op
time is reduced to 7.3ns, 
achieve >12-bit resolution from the sampling circuit
boot-strapped for better linearity
The 1-bit redundancy, present in the MDAC architecture, allows for large sub
ADC decision errors. This redundancy relaxes the SAR sub
settling requirements, which reduces the 













the SAR architecture for the first stage sub
-ADC, which reduces either the
the MDAC. In our prototype ADC it is the sample time
ecrease in the hold time of the MDAC, 
-amp, thus increasing power consumption. The sampling 
compared to the half clock period of 10ns, yet 
. The input sampling switches are 
 [64]. 
-ADC’s CDAC top plate 
total sub-ADC decision time. The
-power comparator with a dynamic preamplifier. Section 
-ADC is that a 
 sample time or 
, which 
would require a 





4.4-A describes this dynamic preamplifier based comparator in more detail. The sub-
ADC needs a total decision time of 2.4ns to give a complete 6-bit decision. 
B. Stage 1 “Half-Gain” Implementation 
For an N-bit pipeline ADC with a large M-bit front-end MDAC resolution, a high 
MDAC gain of 2
M-1
 is required. But at the same time, the output of the MDAC needs to 
be only (N-M+1)-bit accurate. An analysis of the front-end MDAC resolution versus the 
required op-amp bandwidth [66], shows that since the larger gain requirement is offset by 
the lower accuracy requirement, the required bandwidth stays the same for different 
values of M. It is possible to further decrease the required op-amp bandwidth (and hence 
reduce op-amp power dissipation) by breaking this resolution-bandwidth equilibrium. We 
propose a “half-gain” architecture in which we decrease the gain of our first stage 6-bit 
MDAC from 32 to 16. Use of this smaller gain gives us two advantages. Firstly, the 
feedback factor increases from 1/33 to 1/17 (Fig 4.2). This increases the closed-loop 
bandwidth by a factor of about 2. Equivalently, for the same settling error the op-amp 
bandwidth can be decreased by a factor of about 2. Secondly, the voltage swing required 
at the output of the op-amp decreases. This allows us to stack more cascode transistors in 
the output stage of the op-amp which enhances the op-amp gain. 
There are two disadvantages of this “half-gain” architecture. Firstly, this 
implementation leads to a smaller thermal noise budget for the second stage. This is not a 
problem since the second stage SAR ADC has low thermal noise
6
. Secondly, second 
stage sees an input signal having half the full-scale range. This is handled using a “half-
reference” implementation of the second stage described below. 
                                                 
6
 The capacitor array for stage 2 is sized for matching and the thermal noise is very low for the chosen 
capacitor sizes. 
 
C. Stage 2 “Half-Reference” Implementation
The second stage 7
the capacitors, in each binary weighted capacitor bank, are conn
Thus a half-reference is implemented without actually providing ±V
voltages. It can be seen in this 
capacitors required is same as that of an 8
equivalent to that of an 8
first stage far outweigh the disadvantages of increasing the second stage complexity.
Fig. 4.3: Stage 2
4.4  Circuit Details
We now discuss the detailed circuit implementation of the three main parts of the 






-bit SAR ADC is implemented as shown in Fig. 4.3
ected to the
half-reference implementation, the number of unit 
-bit SAR ADC. Thus the circuit 









, 7-bit SAR ADC implementation 
 
-ADC comparator, the stage 1 op-amp and 




-gain MDAC in 
 
the stage 2 SAR 
A. Stage 1 SAR Sub
Fig. 4.4 shows the circuit implementation of the first stage 
comparator. The comparator is implemented as a dynamic preamplifier followed by a 
latch. It has a small decision time (<100ps) as compared 
used in [46, 47]. The preamplifie
to achieve good settling and re
and off dynamically, so 
100µA. 
Fig. 4.4: Stage 1 SAR sub
B. Stage 1 Op-Amp
The first stage MDAC op
cascode with NMOS-input 
is biased near linear region with a V
sub-threshold with a constant V




to the dynamic comparator 
r, having a gain of about 2, dissipates 1mA
duce input referred offset. The preamplifier is switched on 











-amp (Fig. 4.5) is implemented as telescopic triple
and has a minimum simulated gain of 75dB. The tail transistor 
DS of 70mV and all other transistors are biased in 
DS of 140mV. With this biasing scheme, the op
SAR sub-ADC 
[67] 
 peak current 
-
-amp 









Fig. 4.5: Stage 1 op
C. Stage 2 7-bit SAR ADC
The second stage SAR ADC has 
bit decision. Therefore a dynamic comparator (Fig. 4.6
this ADC to reduce power consumption. 
eliminates the noise contribution of the second stage. Thus the capacitors are sized for 
matching instead of thermal noise. The comparator noise is also of little 
of this same reason. 
4.5  Measuremen
The prototype ADC is fabricated in a 1P
within a small footprint of 0.16





 requirements of the half
-amp  Fig. 4.6: Dynamic comparator 
 
a sufficient half-clock period of 10ns to give
) [67] is used as the compa
The large first stage MDAC gain of 16 almost 
t Results 
9M 65nm CMOS process. The core fits
mm
2
, as shown in the layout view and



















Fig. 4.8 shows th
level. A peak SNDR of 66dB (10.7
point FFT plot, shown in 
-0.5dB full scale. Fig. 4
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.7: Layout view and die micrograph 
.8: Measured INL and DNL at 12-bit level 
e INL and DNL plots that indicate no missing
b ENOB) is achieved for a 2MHz input.
Fig. 4.9, demonstrates 78dB SFDR for a 4MHz input signal
.10 summarizes the measured SFDR, SNDR for varying input 
 
 codes at 12-bit 
 An 8192 
 at   
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frequencies. SFDR and SNDR fall to 75dB and 64.4dB respectively for a 20MHz input 
signal. The chip consumes 3.5mW at full conversion speed of 50MS/s. 
 
Fig. 4.9: 8192 point FFT for 4MHz input 
 




This chapter proposes a new SAR-assisted two-stage pipeline ADC architecture. 
The first stage sub-ADC uses the SAR architecture to implement a relatively large sub-
ADC resolution of 6-bit. Sharing the same input sampling capacitor array for the MDAC 
and SAR sub-ADC’s CDAC eliminates the need for a dedicated front-end S/H. The use 
of a novel “half-gain” first stage MDAC increases the closed-loop bandwidth and hence 
decreases the power-consumption of the op-amp. This half-gain implementation, 
developed for the first time, also allows more cascode transistors in the op-amp, because 
of smaller signal swing, which enhances gain. The second stage ADC also uses SAR 
architecture to implement a large 7-bit resolution. This eliminates the need for more 
pipeline stages and reduces power consumption. A “half-reference” implementation in 
the second stage, to adjust for half-gain implementation of first stage MDAC, eliminates 
the need for actual half reference voltages. This has also been introduced for the first 
time. 
Measured results demonstrate the ability of this simple and elegant hybrid 
architecture. The architecture achieves a very power-efficient and area-efficient ADC 
design, which is difficult to achieve with traditional ADC architectures. The architecture 
achieves a very low FOM of 52fJ/conversion-step, which is usually difficult to achieve 







CONCLUSION AND SUGGESTIONS FOR FUTURE RESEARCH 
 
5.1  Conclusion 
The conventional pipeline ADC architecture quantizes the input signal in stages. 
Each stage quantizes its input and passes the amplified quantization error to the next 
stage. The stages work in a pipeline fashion that leads to a high throughput but poor 
latency. This architecture has been a popular choice for implementing ADCs over a large 
range of sampling speeds and resolutions. 
Pipeline ADCs require accurate gain blocks to amplify the quantization noise, 
before it is passed to the next stage. Such gain blocks are implemented with op-amps 
having large linear gains and supporting large output swings. Modern CMOS scaling has 
enabled fast transistors, but transistor gain and accuracy have suffered. Low-voltage 
operations in SoC implementations have further worsened this scenario. 
Recent pipeline ADC publications have tried to address these issues with varying 
degree of success. One of the successful techniques is digital calibration [10, 21-23] in 
which analog inaccuracies e.g. finite op-amp gain, op-amp non-linearity, capacitor 
mismatches, etc. are compensated in the digital domain. All calibration techniques 
increase chip complexity and sometimes also power dissipation. Techniques involving 
70 
 
replacement of op-amps with high speed comparators [31-33] have also been reported, 
but accuracy and speed have been limited. 
This research work aims at improving the accuracy and energy efficiency of 
pipeline ADCs. This work investigates calibration-free techniques to improve the ADC 
accuracy in modern CMOS processes. Non-conventional techniques are also investigated 
to reduce the overall power consumption of the ADCs. Hybrid architectures are proposed 
that improve the overall accuracy and energy efficiency of the pipeline ADC. 
In the approach proposed in this work, the oversampling architecture is combined 
with the pipeline architecture to achieve a high-resolution, calibration-free ADC. This 
chip is a pipeline of a front-end second-order resetting Σ∆ modulator, with low-OSR of 5, 
and a back-end 10-bit cyclic ADC. This ADC achieves a 14-bit linearity, 11.7-bit ENOB 
and 87dB SFDR at an effective speed of 23MS/s. The hybrid architecture eliminates the 
need for a dedicated front-end S/H. The ADC dissipates 48mW, which is low for an ADC 
of such resolution and speed. The resetting Σ∆ architecture with a low-OSR, is used for 
the first time for high-speed applications. 
In the second proposed approach, the SAR architecture is combined for the first 
time with the pipeline architecture to achieve a high-resolution low-power ADC. Large 
stage resolution in pipeline ADCs, enabled with the help of SAR architecture, is 
investigated. This prototype ADC is a 2 stage pipeline of a front-end 6-bit MDAC and a 
back-end 7-bit SAR ADC. The use of the SAR architecture in the first stage sub-ADC 
eliminates the need for a dedicated front-end S/H and reduces the power consumption. 
The “half-gain” MDAC implementation reduces the power dissipation and enhances gain 
of the first stage op-amp. Measurements show that the ADC achieves a 12-bit linearity, 
50MS/s speed and a low FOM of 
implementation, followed by 
novel architecture introduced and developed for the first time here.
Fig. 5.1 shows the energy (power
plot of all recent ADC published in leading circuits’
design described in this work compares well with 
The second ADC design 
published for such resolu
5.2  Suggestions for Future Research
There are some drawbacks of the ADC architecture
faced during this research.
future research are proposed
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52fJ/conversion-step. The first stage half
second stage “half-reference” SAR implementation
 
/sampling-frequency) versus resolution (SNDR) 
 conferences [68]
other high resolution A
described in this work is so far the most energ










Fig. 5.1: ADC performance survey [68] 
 
s proposed
 Based on these drawbacks and bottlenecks, s
 in this section. They are as follows. 
-gain MDAC 
, is a 
. The first ADC 
DCs published. 
y-efficient ADC 




The first chip is a 14-bit 23MS/s ADC implemented in a 0.18µm CMOS process. 
With digital CMOS process reaching gate lengths of 45nm nowadays, the first suggestion 
for future work is a much higher speed version of the first chip in such a scaled digital 
CMOS processes. Sampling speeds of 500MHz or higher, would be possible in these 
processes, yielding a high-resolution ADC with an effective speed larger than 100MS/s. 
In the second chip, the SAR sub-ADC decision time eats into the sample time of 
the first-stage MDAC, and because of this the architecture has speed limited to about 
100MS/s. Future research might be aimed at eliminating this drawback. Flash assisted 
SAR sub-ADC architectures can be developed to eliminate the speed bottleneck of this 
architecture. For example, a coarse but fast 3-bit flash decision followed by fine 3-bit 
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